



PTO-1449 (Modified)  U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT BY APPLICANT	APP. DOCKET NO. RA158	SERIAL NUMBER 09/479,375
	APPLICANT Richard E Perego et al.	
	FILING DATE January 5, 2000	GROUP ART UNIT <del>2824</del> 2187

## U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
KV	5,513,135	04/30/1996	Dell et al.			

## FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO

## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

KV	"Intel 82804AA Memory Repeater Hub for SDRAM (MRH-S) Datasheet", Intel Corp., pp. 2-48, (Nov 1999)
KV	"Intel 82805AA Memory Translator Hub (MTH) Datasheet", Intel Corp., pp. 1-48, (Nov 99)
KV	A. Cataldo "TI fields DSP-Based Media Processor on a DIMM", EE Times (Jan., 2000)
KV	P. Mac Williams, "PC Memory Directions For 1999 and Beyond", Intel Developer Forum, pp. 1-10, (Sept. 1998)
KV	B Johnson, "Direct RDRAM Basic Architecture and Program Overview", Intel Developer Forum, pp. 1-14, (Sept. 1998)
KV	P. Gillingham, "SLDRAM Architectural and Functional Overview", SLDRAM Consortium, SLDRAM Inc., pp. 1-14, (Aug. 1997)
KV	"Draft Standard For a High-Speed Memory Interface (Synclink)", Draft 0.99 IEEE P1596.7-199X, IEEE Inc. (1996), pp. 1-51
KV	"KMM377S1620CT2 SDRAM Module Datasheet", Samsung Electronics Inc., pp. 1-2, (Nov. 98)
KV	"SLD4M18DR400 4MEG x 18 SLDRAM Datasheet", SLDRAM Inc., pp. 1-69, (July 98)
KV	J. Poulton, "Signaling in High Performance Memory Systems", IEEE Solid State Circuits Conference, slides 1-59, (Feb. 1999)

RECEIVED

MAY 5 2000

Group 2700

EXAMINER Kevin Verbruggen	DATE CONSIDERED 1/3/02
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

RECEIVED

APR 20 2000

TECHNOLOGY CENTER 2800